Abstract-This paper presents a prototype analog-to-digital converter (ADC) that uses a calibration algorithm to adaptively overcome constant closed-loop gain errors, closed-loop gain variation, and slew-rate limiting. The prototype consists of an input sample-and-hold amplifier (SHA) that can serve as a calibration queue, a 12-bit 80-MSample/s pipelined ADC, a digital-to-analog converter (DAC) for calibration, and an embedded custom microprocessor, which carries out the calibration algorithm. The calibration is bootstrapped in the sense that the DAC is used to calibrate the ADC, and the ADC is used to calibrate the DAC. With foreground calibration, test results show that the peak differential nonlinearity (DNL) is 0 09 least significant bits (LSB), and the peak integral nonlinearity (INL) is 0.24 LSB. Also, the maximum signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are 71.0 and 79.6 dB with a 40-MHz sinusoidal input, respectively. The prototype occupies 22.6 mm 2 in a 0.25-m CMOS technology and dissipates 755 mW from a 2.5-V supply.
I. INTRODUCTION
S OME high-performance digital communication systems require high-speed, high-accuracy analog-to-digital converters (ADCs). Modern wireless basestations, for example, require fast converters to digitize large numbers of channels simultaneously, and they require highly linear converters to provide the large spurious-free dynamic range (SFDR) needed to discern weak, distant signals in the presence of strong, nearby signals. In practice, wireless basestation converters require speeds of at least 65 MSample/s and SFDR of at least 80 dB across the entire operating range of the converter [1] .
Pipelined ADCs can potentially provide this performance but are limited by their reliance on precision analog signal processing [2] . With a 1.5-bit/stage architecture, pipelined ADC linearity depends almost entirely on the accuracy and variation of the gain of the sample-and-hold amplifiers (SHAs), which are increasingly difficult to build in scaled CMOS technologies.
Most previous amplifier calibration algorithms corrected constant SHA gain errors [3] - [12] . Calibration to overcome signal-dependent gain error was introduced recently [13] . The overall linearity of that ADC was limited by uncalibrated nonlinearity in its input SHA and its backend ADC. Also, the time required for the calibration to converge in that work is large because the input signal appears as uncorrelated noise much larger in amplitude than the calibration signal to the calibration loop, requiring millions of samples to average out the input. This paper describes a prototype pipelined ADC in which every stage, including the input SHA, is calibrated, allowing the requirements of cellular basestation converters to be met without any high-gain operational amplifiers (opamps) [14] . Furthermore, the calibration reduces nonlinearity from finite slew rate, and the number of samples required to converge the calibration loops is reduced because the calibration test signal is applied when the input signal is not being converted. A highly accurate test signal generator is not required for the algorithm because the calibration is bootstrapped. This paper is organized as follows. The calibration architecture is introduced in Section II. The proposed calibration algorithm is presented in Section III. Section IV describes the prototype. Measured results from the prototype are presented in Section V, and Section VI gives the conclusion. Fig. 1(a) shows a block diagram of an ADC with a calibration queue [4] . The queue consists of one or more SHAs. The input is sampled at a rate of , and the ADC is clocked at a rate of . To do background calibration, is chosen. Fig. 1(b) shows a simplified timing diagram. Impulses in "Sample" show times when the queue begins sampling the input. Impulses in "Convert" show times when the ADC begins a conversion. "Full" is high when the queue holds an input sample. Once a sample is completely transferred to the ADC, Full is reset. If , the interval during which samples are held in the queue decreases over time at first. When the ADC is available to begin a conversion while the queue is empty, "CAL" rises, and the ADC instead converts a calibration signal. ADC outputs corresponding to samples of the calibration signal are separated from ADC outputs corresponding to samples of . The samples of the calibration signal are used to calibrate the ADC, and the ADC appears to uniformly sample the input at a rate of while doing background calibration at a rate of . If , calibration does not occur in the background and is done in the foreground by interrupting the normal input .
II. CALIBRATION ARCHITECTURE

A. Queue-Based Calibration
0018-9200/$20.00 © 2005 IEEE The idea of an input queue was originally proposed and implemented with two SHAs [4] . The queue was shortened to only one SHA in [5] to reduce the input noise. Both previous implementations of the calibration queue were applied to algorithmic ADCs. In this work, the calibration queue is applied to a pipelined ADC for the first time. Applying a queue with one SHA to a pipelined ADC requires that is at least one and a half times larger than [5] . This calibration architecture allows the input and calibration signals to be quantized separately by the ADC. As a result, the input does not have to be averaged out during the calibration, reducing the time required for convergence. Fig. 2 shows the block diagram of a general pipelined ADC. Each stage except the last contains an analog-to-digital subconverter (ADSC), a digital-to-analog subconverter (DASC), an analog subtracter, and a SHA with gain . Once the pipeline is full, the SHAs in the stages allow all the stages to operate concurrently on analog residues that correspond to different samples of the input, allowing a high throughput rate. With redundancy and digital correction in a 1.5-bit/stage configuration, pipelined converters are insensitive to offset errors in their ADSCs and residue amplifiers, and errors mainly stem from gain errors in the SHAs [15] .
B. SHA Closed-Loop Gain in Pipelined ADCs
In a general feedback amplifier with open-loop gain and feedback factor , the closed-loop gain if . Under this condition, the closed-loop gain is primarily determined by the feedback factor, which is well controlled in practice. When is not much larger than one, however, variation in can have a significant effect on the variation of , as shown by the following well-known expression [16] :
(1) In modern CMOS processes, scaling reduces power-supply voltages, decreasing open-loop gain and increasing both the closed-loop gain error and the closed-loop gain variation in part by reducing the number of levels of cascodes that can be used. Traditionally, these problems have been overcome by increasing analog circuit complexity. In this work, simple analog circuits are used to maximize the speed, and gain errors and gain variation are overcome using digital calibration. This approach shifts the design complexity from the analog to the digital domain, reducing cost in modern processes.
A single-stage, telescopic cascode opamp using the same structure as the opamp in [4] is used in this work. SPICE simulation of small-signal opamp open-loop gain versus differential opamp output shows that the maximum gain is about 360 for zero differential output and drops by about 10% at full swing of . This gain variation stems from transistors moving toward the triode region as the magnitude of the differential output voltage increases. Reducing the supply voltage increases the gain variation. This problem is often overcome with a multistage opamp [17] , [18] , but single-stage opamps are faster than multistage opamps for a given bias current. Without calibration, the gain of 360 would limit the ADC linearity to about 8 bits, and the gain variation would further reduce the ADC linearity. Fig. 3 shows a plot of versus time from SPICE simulation.
is the differential residue-amplifier output normalized to the reference voltage. The plot assumes that the input to the residue amplifier is stepped from 0 to its maximum value at . The output jumps down at first because of capacitive feedforward and then gradually approaches its final value of unity. Sampling the output at time before the output reaches its final value creates an error as labeled in the figure. If is a linear function of the input, the error is simply a constant gain error. Interstage gain calibration has been used for several years to compensate for this error [6] . On the other hand, if the output is slew-rate limited, then is not a linear function of the input, and the error is not simply a constant gain error. Instead, it can be modeled as a gain variation. Fig. 4 shows SPICE simulation results with a simple opamp model demonstrating this effect. It is a plot of the effective gain versus the final output normalized to the reference voltage. The effective gain is the ratio of the sampled output to the input change and includes the effect of incomplete settling. In this simulation, the opamp had a constant dc gain and the capacitors were ideal, so the curvature seen here stems from finite slew rate. Increasing the output magnitude increases the time spent slewing and reduces the effective gain. The amount of gain variation here increases as the sampling rate increases, and this effective gain can be modeled as an even-order function of the opamp output voltage, and terms higher than second order are significant here.
C. Modeling the Residue Amplifier
A simplified half-circuit of the fully differential residue amplifier is shown in Fig. 5 [2] . This topology is used rather than the more commonly used feedforward topology [8] , [19] , because the subtraction of the DASC output from the input signal in Fig. 5 occurs before the gain for this residue amplifier, so the signal and the DASC output see the same gain. This is important because it simplifies the modeling of the residue amplifier.
The open-loop gain of the opamp in Fig. 5 is modeled as a second-order function of its output because simulations show that the second-order term is dominant. In practice, feedback reduces but does not eliminate nonlinearity, and second-order variation in the open-loop gain causes mainly third-order nonlinearity in the closed-loop residue amplifier. However, calculating this nonlinearity from open-loop parameters is not necessary from a calibration standpoint. Instead, the goal is to linearize the ADC. A simple way to proceed is to model the closedloop gain as a second-order function of the residue-amplifier output. This approach is reasonable because it also leads to mainly third-order nonlinearity in the residue amplifier. Then since the residue amplifier in a given stage of a pipelined ADC operates on the difference between the stage input and the corresponding DASC output, (2) where is the differential output, is the differential input, and is the differential DASC output in the pipelined stage under calibration (ideally 0 or in a 1.5-bit stage with as full scale). is the closed-loop gain of the stage. models the zero-output closed-loop gain, and models the closed-loop gain variation. The calibration concept here is to digitize the residue output of the stage under calibration using the backend of the pipeline and then calculate the input corresponding to the digitized output based on accurate estimates of and [3] , [4] , [12] . Since (2) models closed-loop gain as a second-order function of the output, and since finite slew rate generates second-order and higher gain nonlinearity terms, this model can be used to partially calibrate for errors stemming from finite slew rate.
III. CALIBRATION ALGORITHM
The ADC has 18 stages. Stages 1 and 2 have independent correction for constant and signal-dependent gain errors. Stages 3-6 have independent correction for constant gain errors, and the last 12 stages share one common correction for constant gain errors. Also, the input SHA or queue is calibrated by using coefficients from the SHA in the first ADC stage. The accuracy of this approach is limited by mismatch between these two SHAs. To reduce the mismatch, the input SHA is designed to have a nominal gain of two instead of one that is usually used. However, increasing the gain of the input SHA from one to two reduces the maximum signal-to-noise ratio that can be achieved. Fig. 6 is a plot of the residue characteristic of a 1.5-bit stage. The constant-gain estimate is found by modifying a method presented by Karanicolas et al. [3] . The input during calibration is set about equal to a comparator threshold. In Fig. 6, let . The comparator output is forced both high and low in successive calibration cycles, yielding digital outputs and as shown in the diagram. The gain estimate is updated using (3) Negative feedback drives the difference between and to zero. This difference should be zero because the redundancy in the 1.5-bit/stage architecture makes the ADC output independent of the result of this comparator for inputs near the comparator threshold [12] . Also, both comparator thresholds in each stage are tested, and the resultant outputs are averaged to make a first-order correction for inaccuracies caused by common-mode to differential-mode conversion [12] .
A. Estimation of Model Parameter
The above algorithm corrects for gain error due to capacitor mismatch and low opamp gain, but cannot correct errors due to nonconstant opamp gain. It is capable of providing at least 15-bit linearity in cases where gain variation is insignificant [3] . Here, the linearity after calibration is limited by gain variation. Information about the gain variation can be used to improve the accuracy of the calibration. This information can be acquired using a separate calibration loop. Fig. 7 shows two ADC transfer characteristics. The top plot is ideal, and the bottom plot shows an example with nonlinearity, where the nonlinearity is exaggerated for clarity.
B. Estimation of Model Parameter
To estimate , a calibration DAC applies test signals to the input of the stage under calibration, and the backend of the ADC measures the analog output of the stage. The outputs of the calibration DAC should be as far as possible from the outputs used to measure constant gain errors because the goal here is to measure the variation in gain caused by a variation in the input. The nonlinearity is maximum at full scale. However, with full-scale test signals, nonzero offset would cause clipping for one of the measurements. (Offset would also upset the symmetry of the gain curvature, but this can be corrected by measuring the offset of each stage digitally and then subtracting it during normal operation.) To maximize the test signal amplitude while avoiding such clipping, test signals of of full scale are used. The resulting measurements are called and , and the difference is labeled in Fig. 7 . If the DAC is ideal, the ideal difference between and is known in advance and is called . is then compared to and used to update the estimate of as follows (4) A problem with this approach is that errors in the calibration DAC will change the outputs and limit the accuracy of the estimate. 
C. Bootstrapped Calibration
To overcome this problem, the calibration is bootstrapped, which means that the DAC is used to calibrate the ADC, and the ADC is used to calibrate the DAC. Bootstrapping reduces the accuracy requirements on the calibration DAC.
As mentioned at the end of Section II-C, the input is calculated from the digitized output to calibrate a stage. When the calibration includes both constant and signal-dependent gain as in (2), the and values must be known accurately. Since the values of and are not known in advance, estimates and are used instead. These estimates are forced to converge to the values of and by an adaptive process using (3) and (4). At each step in the process, the most recent values of and are used. A calibration cycle consists of a number of updates of the estimates and . The first calibration cycle consists of four updates of followed by a measurement of but no updates of . All other calibration cycles consist of 1280 calibration operations: 1024 updates of (based on measurements of and at both thresholds) followed by 256 updates of (based on measurements of , , and ). The values 1024 and 256 were chosen empirically to minimize the time required for convergence. Fig. 8 shows the results of a C language simulation of the convergence of and for the second stage with and , respectively. At first, both and are far from their correct values, so and are far from ideal, and the estimates change significantly. As the calibration continues, improved estimates reduce and until they both are equal to zero, and the algorithm has converged. The process by which the estimates converge is described next.
Using the and estimates to solve (2) for gives
This result is called to distinguish it from , which represents the analog input to the stage for this calibration. Fig. 9 shows a flow chart of the bootstrapped calibration algorithm. In step , the loop that finds is activated with . The calibration DAC sets (a comparator threshold). This loop is not sensitive to the exact value of because the calibration principle is to adjust until the ADC output does not depend on the comparator decision [12] . This principle holds when the input is within the digital correction range of the comparator threshold. Assume at first that the initial value of as shown in the example in Fig. 8 . Then, updating increases it to a value that is closer to but less than . In step of Fig. 9 , the calibration DAC sets . The stage output is digitized and used to calculate the corresponding value of . Since the first time step is started, from (5). This result is called . Then the calibration DAC sets and calculates another value of , called . is calculated, giving an offset-insensitive measurement of the outputs of the calibration DAC.
In step , the loop that finds is reactivated, and the estimate increases as is updated 1024 times. Then in step , the loop that finds is activated, and and are found again using the new, larger value of . In this case, is called . The estimate is updated using (4) and the value of that was measured in step . Then and are measured 255 more times, updating after each measurement using the value of measured in step . Since has increased from its value when was measured, , and becomes negative as a result of these updates as shown in Fig. 8 .
In step , the loop is activated again, with the new, negative . Assuming the actual circuit gain when is unchanged if is unchanged, the negative causes the total gain estimate to decrease. Therefore, 1024 updates of now produces a larger value of than when . Then is measured again in step , is updated in step , and the loop that updates is reactivated in step . If increases in step , the total gain estimate with or has increased. Again assuming the actual gain of the circuit has not changed, the loop now produces a more negative value of . and continue to evolve until , which happens when is the same for the and calculations. The above reasoning assumes that at first, but this assumption is not required. If is assumed initially, then the loop will decrease at first. Therefore, after this change of assuming . As a result, after the first update of . Positive increases the total gain estimate. Because the loop tries to compensate for , eventually becomes less than in order to lower the total gain estimate. As a result, decreases and eventually becomes negative. Then the system converges as described above. However, if passes through zero during convergence as in this case, adaptation could stop at that point with not equal to its desired value . This situation is similar to the presence of undesired operating points in self-biased reference circuits [22] , which are avoided by startup circuits in practice [16] . One way to overcome this problem would be to restart the calibration with a lower initial estimate if crosses zero during convergence.
D. Algorithm Convergence
The convergence of the estimate is similar to that in [23] . In that work, the gain estimate of an algorithmic ADC was shown to converge for if . The convergence of the estimate can also be shown in a similar way.
can be shown to converge for if . Such a large is possible here for two reasons. First, is multiplied by a small number , so the actual update step is small. Second, because is small, it has a small effect on the total gain of the stage, so large step sizes can be used without destabilizing the calibration loops. In addition to the individual convergence of and , the co-convergence of and must be considered. To use a calibration DAC with relaxed performance, bootstrapped calibration is used as described in the previous section. Because bootstrapped calibration relies on the measurement of to improve the measurement of and vice versa, it must be shown that this co-dependent convergence avoids local minima to find the optimal gain for the system. To show this, it is sufficient to show that unless and (i.e., the system is converged) then a change in will cause a change in and vice versa. For updates of and a step size of , then LSB is required for to be altered when . Otherwise a changing does not guarantee will change and convergence may terminate at a local minimum. In the prototype, various values of and can be used. For , for example, ensures that local minima will be avoided. Similar reasoning shows that local minima will be avoided if provided that , the number of loop iterations, is 256.
The prototype uses . These values are chosen by simulation and are significantly smaller than the maxima found above. Increasing and allows faster convergence and tracking [21] but reduces the effectiveness of bootstrapping because the loops converge so quickly they are not able to interact as much.
E. Required Component Accuracy
This calibration approach uses the backend of the ADC to make measurements on the stage under calibration. Traditionally, the backend has had to be at least as accurate in an average sense as the result required in the stage under calibration [6] . One useful aspect of this algorithm is that it can partially correct residual backend nonlinearity because the backend is used to measure gain variation in the stage under calibration. So the calibration result depends in part on residual backend nonlinearity. The estimate loop corrects third-order integral nonlinearity (INL) errors in the stage under calibration, so third-order residual errors in the backend can be corrected. The algorithm does this by converging its gain estimates to values that satisfy the convergence criteria, not to the true gain values. As a result, the algorithm can adjust its estimates of the parameters that model the gain of a given stage to correct errors in downstream stages. Therefore, the backend can be less accurate than its resolution, and simulations show that only 7-bit opamp gain accuracy is required to achieve a 12-bit linear ADC.
IV. PROTOTYPE Fig. 10 shows a block diagram of the prototype. The analog components in the ADC are shown inside the dashed box. The decisions from the 16 stages that receive calibration for constantgain errors only go through the Radix Converter to convert this raw digital output to base 2. The output of the Radix Converter is a digital estimate of the output of the second pipeline stage, which is the last stage that receives a correction for signal-dependent gain error. The 14 MSBs of the estimate are sent to an off-chip dual-port SRAM, which isused as alookup table. These 14 MSBs, when combined with the decision bits of the first two stages, address the lookup table to find the calibrated ADC output . The backend estimate is also sent to the Calibration Engine, an on-chip 28-bit custom microprocessor that has two functions. First, it calculates the powers of used in the Radix Converter to correct the backend stages, and it calculates the values stored in the lookup table. Second, between updates, it performs all the calculations required to converge on the gain estimates for all the stages. By designing a microprocessor and implementing the algorithm in software, many different calibration algorithms can be tested simply by changing the software, simplifying the design of the prototype for testability. The DAC used to generate the test signals is shown in Fig. 11 . A single-ended structure is shown for simplicity. On the prototype, this DAC and all the analog circuits are fully differential. To generate a voltage of , seven capacitors are charged to and one capacitor is discharged during . All eight capacitors are then switched to the output during . A different capacitor is discharged each time a test signal is required. Variation in the test signal voltage arises from this rotation due to capacitor mismatch [20] . Test-signal variation does not overcome errors from finite opamp gain in Fig. 11 . Instead, it dithers the calibration system, helping the algorithm converge to an accurate estimate with limited resolution in the remaining stages.
A die photograph of the prototype is shown in Fig. 12 . The prototype was fabricated in 0.25-m CMOS. In the prototype, digital circuits use about 75% of the area because they were designed to be highly reliable and programmable to allow thorough testing of the prototype in the first and only silicon. The area of the digital circuits could be reduced by about 85% and the power dissipation by about 75% by using a nonprogrammable approach and a more aggressive design in the same process technology [24] .
V. MEASURED RESULTS
All measurements correspond to one of three modes for the prototype ADC. The first mode is no calibration, where no stages are calibrated. The second mode is constant-gain calibration, where for the first two stages, so the first six stages receive independent constant-gain estimates and the final 12 stages share a single constant-gain estimate. With constant-gain calibration, the gain error in the input SHA is corrected, assuming its gain is the same as the gain of the SHA in the first ADC stage. The final mode is full calibration, where the first two stages use independent estimates for gain variation and constant-gain errors, the next four stages use independent constant-gain estimates and the final 12 stages share a single constant-gain estimate. With full calibration, the input SHA is also corrected using and from the first ADC stage. Code-density testing was used to determine the linearity of the prototype [25] . The measured differential nonlinearity (DNL) at a 12-bit level is shown in Fig. 13(a) for the case of no calibration, in Fig. 13(b) for constant-gain calibration only, and in Fig. 13(c) for full calibration. The linear input range of the converter is limited to the range of the calibration test signal used to measure stage nonlinearity in Fig. 7 . The codes with DNL LSB in the no-calibration and constant-gain calibration cases are eliminated in the full-calibration case. Peak DNL in the full-calibration case is 0.09 LSB at a 12-bit level, which indicates the calibration has achieved 14-bit DNL performance.
The measured INL at a 12-bit level is shown in Fig. 14(a) for the case of no calibration, in Fig. 14(b) for constant-gain calibration only, and in Fig. 14(c) for full calibration. Significant improvement is seen due to calibration. Peak INL in the full-calibration case is 0.24 LSB at a 12-bit level. The INL profiles have odd symmetry, and the cases for no calibration and constant-gain calibration are dominated by their third-order components, as would be expected with a second-order gain variation. The case with full calibration is not dominated by its third-order component, which indicates the prototype has been successful in eliminating errors caused by the second-order gain variation.
A. Foreground Calibration
Fast Fourier transform (FFT) plots of the ADC are shown in Fig. 15(a) for the case of no calibration, Fig. 15(b) for constant-gain calibration only, and in Fig. 15(c) for full calibra- tion. In these tests, the input is a 0.5-V peak-to-peak 50-kHz sinusoid, and the sampling rate is 80 MS/s. Also, in these tests, the ADC is calibrated in the foreground (which means that the sample rate of the input SHA, , is equal to the conversion rate of the ADC, ). The plot extends to 625 kHz because the output is downsampled by a factor of 64 on-chip to enable the use of a serial interface. The SNDR improves by 13 dB between the no-calibration and constant-gain calibration cases and by another 9 dB when full calibration is applied.By design, the SNDR here is limited by noise and achieves almost full 12-bit performance. Simulations show that this SNDR cannot be achieved with mismatch of more than 1% between the input SHA and the SHA in the first ADC stage. The SFDR increases by 14 dB between the no-calibration and constant-gain calibration cases, but it is still limited by strong tones at harmonics of the input frequency. Full calibration improves the SFDR by another 18 dB to 84.5 dB, which is sufficient to meet the specifications for wireless basestation converters. (Note that the SFDR is measured for the downsampled output. Downsampling reduces the frequency resolution and could alter the SFDR that would have been measured without downsampling.)
The SNDR and SFDR as a function of input frequency are shown in Fig. 16 . The 3-dB loss in SNDR at Nyquist (40 MHz) is caused by about 10-ps rms jitter in the sampling clock. As the input frequency increases, the SFDR shows somewhat more degradation than the SNDR. Table I summarizes measured performance with foreground calibration.
B. Background Calibration
FFTs with background calibration are shown in Fig. 17 . To allow background calibration with a calibration queue, the ADC conversion rate has to be at least 50% faster than the input sampling rate [5] . In the top plot, MS/s, and MS/s. The performance here is similar to that achieved with foreground calibration. However, if the sampling rate is increased beyond this point with background calibration, the performance falls.
For example, the bottom plot shows the performance with MS/s and MS/s. The SNDR and SFDR degradations stem from calibrating the input SHA with coefficients from the SHA in the first ADC stage while these two SHAs operate at different rates ( for the input SHA and for the SHA in the first ADC stage). Under these conditions, the portion of the settling time used for slewing in the input SHA and in the first stage differ, causing a miscalibration of the input SHA at high rates with background calibration. Since the problem does not occur with foreground calibration where , slew-rate limiting is partially corrected in the prototype with foreground calibration.
VI. CONCLUSION
This paper has presented a 12-bit 80-MS/s pipelined ADC with digital background calibration. The calibration algorithm is the first to demonstrate correction of errors caused by finite slew rate. The algorithm uses bootstrapping, where the calibration DAC is calibrated by the ADC and vice versa, which relaxes the requirements on the DAC. Also, the algorithm corrects for third-order residual nonlinearity, which means the backend ADC need not be as accurate as its resolution. The prototype uses the 1.5-bit/stage architecture, and all the stages, including the input SHA, receive digital calibration. As a result, a highperformance pipelined ADC has been built without any precision analog components.
